A detailed evaluation of modeling techniques used to incorporate a complex component level steady-state thermal model of a 32-pin SSOP package in a system level simulation is described. The device is an Application Specific IC designed for the present system, intended for use in a demanding automotive environment. The paper discusses the development of a compact model, used to enable the incorporation into a system level model with reasonable computational detail. The methodology involves a preliminary system level thermal analysis to estimate the ambient conditions in the vicinity of the device, followed by a detailed model of the device analyzed for various boundary conditions. A simplified compact model of the device is developed and validated against the detailed model. The compact model is shown to be accurate in the prediction of peak temperature in the package and boundary condition independent within realistic extremes of the operating environment. The fact that a compact model may not match the more detailed model at all points in the package is scrutinized in the context of correlation of the model to experimental results. The study highlights the significance of board-level conductivity enhancement and thermal vias under the package in reduction of package temperature.

This content is only available via PDF.
You do not currently have access to this content.