Enhancements to thermal performance of FC-PBGA packages due to underfill thermal conductivity, controlled collapse chip connection (C4) pitch, package to printed wiring board (PWB) interconnection through thermal balls, a heat spreader on the backside of the die, and an overmolded die with and without a heat spreader have been studied by solving a conjugate heat transfer problem. These enhancements have been investigated under natural and forced convection conditions for freestream velocities up to 2 m/s. The following ranges of parameters have been covered in this study: substrate size: 25–35 mm, die size: 6.19×7.81 mm (48 mm2 area) and 9.13×12.95 mm (118 mm2 area), underfill thermal conductivity: 0.6–3.0 W/(m K), C4 pitch: 250 μm and below, no thermal balls to 9×9 array of thermal balls on 1.27 mm square pitch, and with copper heat spreader on the back of a bare and an overmolded die. Based on our previous work, predictions in this study are expected to be within ±10% of measured data. The conclusions of the study are: (i) Thermal conductivity of the underfill in the range 0.6 to 10 W/(m K) has negligible effect on thermal performance of FC-PBGA packages investigated here. (ii) Thermal resistances decrease 12–15% as C4 pitch decreases below 250 μm. This enhancement is smaller with increase in die area. (iii) Thermal balls connected to the PTHs in the PWB decrease thermal resistance of the package by 10–15% with 9×9 array of thermal balls and PTHs compared to no thermal balls. The effect of die size on this enhancement is more noticeable on junction to board thermal resistance, Ψjb, than the other two package thermal metrics. (iv) Heat spreader on the back of the die decreases junction-to-ambient thermal resistance, Θja, by 6% in natural convection and by 25% in forced convection. (v) An overmolded die with a heat spreader provides better a thermal enhancement than a heat spreader on a bare die for freestream velocities up to about 1 m/s. Beyond 1 m/s, a heat spreader on bare die has better thermal performance.

Issue Section:
Research Paper
Keywords:
ball grid arrays, plastic packaging, chip-on-board packaging, flip-chip devices, integrated circuit packaging, thermal management (packaging), thermal conductivity, natural convection, forced convection, thermal resistance
Topics:
Flat heat pipes, Forced convection, Mixed convection, Natural convection, Printed circuit boards, Thermal conductivity, Thermal resistance, Heat transfer, Copper, Junctions, Flip-chip devices, Ball-Grid-Array packages
1.
Fletcher
,
L. S.
,
1990
, “
A Review of Thermal Enhancement Techniques for Electronic Systems
,”
IEEE Trans. Compon., Hybrids, Manuf. Technol.
,
13
, pp.
1012
–
1021
.
2.
Shaukatullah, H., 1998, “Bibliography of Air Cooled Heat Sinks for Thermal Enhancement of Electronic Packages,” Proc. of 14th Annual IEEE SEMI-THERM Semiconductor Thermal Measurement and Management Symp., San Diego, CA, IEEE, Piscataway, NJ, pp. 177–221.
3.
Shaukatullah, H., 1999, “Bibliography of Liquid Cooled Heat Sinks for Thermal Enhancement of Electronic Packages,” Proc. of 15th Annual IEEE SEMI-THERM Semiconductor Thermal Measurement and Management Symp., San Diego, CA, IEEE, Piscataway, NJ, pp. 231–245.
4.
Wyland, C. P., 1992, “Comparison of Thermal Enhancements to a Commercial Quad Flatpack,” Proc. I-THERM III: InterSociety Conf. on Thermal Phenomena in Electronic Systems, Austin, TX, pp. 257–261.
5.
Edwards
,
D. R.
,
Ming
,
H.
, and
Stearns
,
B.
,
1995
, “
Thermal Enhancement of Plastic IC Packages
,”
IEEE Trans. Compon., Packag. Manuf. Technol., Part A
,
18
, pp.
57
–
67
.
6.
Trongjitwikrai, S., Yansalee, W., and Netpu, S., 1999, “Low Cost Solution to Thermal Enhancement Package for Plastic Encapsulated Microcircuits,” Proc. 49th Electronic Components and Technology Conf., San Diego, CA, IEEE, Piscataway, NJ, pp. 1167–1170.
7.
Shaukatullah, H., Gaynes, M. A., and White, L. H., 1993, “Thermal Enhancement of Surface Mount Electronic Packages With Heat Sinks,” Proc. of 1993 43rd Electronic Components and Technology Conf., Orlando, FL, IEEE, Piscataway, NJ, pp. 256–263.
8.
Reynolds
,
S. D.
,
Sammakia
,
B. G.
, and
Carden
,
T. F.
,
1992
, “
Thermal Enhancements for a Thin Film Chip Carrier
,”
IEEE Trans. Compon., Hybrids, Manuf. Technol.
,
15
, pp.
699
–
706
.
9.
Shaukatullah, H., Hansen, B. J., Storr, W. R., and Andros, F. E., 1995, “Thermal Enhancement of Flip-Chip Packages With Radial-Finger-Contact Spring,” Proc. of 45th Electronic Components and Technology Conf., Las Vegas, NV, IEEE, Piscataway, NJ, pp. 865–871.
10.
Kromann, G. B., and Argento, C. W., 1996, “Thermal Enhancements for a Plastic-Ball-Grid Array Interconnect Technology: Computational-Fluids Dynamics Modeling and Characterization for Low-Velocity Air-Cooling,” Proc. of 5th Inter-Society Conf. on Thermal Phenomena in Electronic Systems, I-THERM V, Orlando, FL, IEEE, Piscataway, NJ, pp. 166–173.
11.
Mulgaonker, S., Hawkins, G., Ramakrishna, K., Mawer, A., and Winkler, E., 1996, “PBGA for High Power: Extending the Thermal Envelope,” Proc. of 46th Electronic Components and Technology Conf., Orlando, FL, IEEE, Piscataway, NJ, pp. 713–718.
12.
Ramakrishna
,
K.
, and
Trent
,
J. R.
,
2003
, “
Prediction of Thermal Performance of Wire-Bonded Plastic Ball Grid Array Package for Underhood Automotive Applications
,”
ASME J. Electron. Packag.
,
125
(
3
), pp.
447
–
445
.
13.
Ramakrishna, K., and Lee, T. Y., 2002, “Prediction of Thermal Performance of Flip-Chip-Plastic Ball Grid Array (FC-PBGA) Packages: Effect of Substrate Physical Design,” Proc. of ITherm 2002: 8th Intersociety Conf. on Thermal and Thermo-Mechanical Phenomena in Electronic Systems, San Diego, CA, C. H. Amon, K. Ramakrishna, B. G. Sammakia, G. Subbarayan, S. B. Sathe, and Y. K. Joshi, eds., IEEE, Piscataway, NJ, pp. 528–537.
14.
Mertol
,
A.
,
1996
, “
Thermal Performance Comparison of High Pin Count Cavity-Up Enhanced Plastic Ball Grid Array (EPBGA) Packages
,”
IEEE Trans. Compon., Packag. Manuf. Technol., Part B
,
19
(
2
), pp.
427
–
443
.
15.
Celik, Z. Z., Copeland, D., and Mertol, A., 1997, “Thermal Enhancement and Reliability of 40 mm EPBGA Packages With Interface Materials,” Proc. of 21st IEEE/CPMT Intl. Electronics Manufacturing Technology Symp., Austin, TX, IEEE, Piscataway, NJ, pp. 376–385.
16.
Guenin, B. M., Marrs, R. C., and Molnar, R. J., 1995, “A Study of the Thermal Performance of BGA Packages,” Proc. of 1995 Intl. Flip Chip, Ball Grid Array, TAB Advanced Packaging Symp., ITAP’ 95, San Jose, CA, IEEE, Piscataway, NJ, pp. 37–46.
17.
Guenin
,
B. M.
,
Lall
,
B. S.
,
Marrs
,
R. C.
, and
Molnar
,
R. J.
,
1995
, “
Analysis of a Thermally Enhanced Ball Grid Array Package
,”
IEEE Trans. Compon., Packag. Manuf. Technol., Part A
,
18
, pp.
749
–
757
.
18.
Mertol
,
A.
,
1997
, “
Optimization of High Pin Count Cavity-Up Enhanced Plastic Ball Grid Array (EPBGA) Packages for Robust Design
,”
IEEE Trans. Compon., Packag. Manuf. Technol., Part B
,
20
(
4
), pp.
376
–
388
.
19.
Lee
,
T.-Y.
,
2000
, “
An Investigation of Thermal Enhancement on Flip Chip Plastic BGA Packages Using CFD Tool
,”
IEEE Trans. Compon., Packag. Manuf. Technol., Part A
,
23
, pp.
481
–
489
.
20.
Marongiu, M. J., Kusha, B., Fallon, G. S., and Watwe, A. A., 1998, “Enhancement of Multichip Modules (MCMs) Cooling by Incorporating Micro-Heat Pipes and Other High Thermal Conductivity Materials Into Microchannel Heat Sinks,” Proc. of 48th IEEE/CMPT Electronic Components and Technology Conf., Seattle, WA, IEEE, Piscataway, NJ, pp. 45–50.
21.
Ramakrishna, K., and Lee, T.-Y. T., 2001, “Prediction of Thermal Performance of Flip-Chip-Plastic Ball Grid Array (FC-PBGA) Packages: Part I: Effect of Die Sizes,” Proc. of 2001 ASME Intl. Mechanical Engineering Congress and Exposition, ASME, New York, ASME Paper No. IMECE2001/HTD-24387, pp. 1–9.
22.
Johnson, Z. E., Ramakrishna, K., Joiner, B., and Eyman, L. M., 1997, “Thermal Sub-Modeling of the Wirebonded Plastic Ball Grid Array Package,” Proc. of 13th IEEE CPMT Semi-Therm Symp., Austin, TX, IEEE, Piscataway, NJ, pp. 1–9.
23.
de Oca, T. M., Joiner, B., and Johnson, Z., 2002, “Thermal Sub-Modeling of High Density Interconnect Substrates,” Proc. of ITherm 2002: 8th Intersociety Conf. on Thermal and Thermo-Mechanical Phenomena in Electronic Systems, San Diego, CA, C. H. Amon, K. Ramakrishna, B. G. Sammakia, G. Subbarayan, S. B. Sathe, and Y. K. Joshi, eds., IEEE, Piscataway, NJ, pp. 618–625.
24.
EIA/JESD51-7, 1999, “High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages,” Electronic Industries Assn., Engineering Dept., Arlington, VA.
25.
EIA/JESD51-5, 1999, “Extension of Thermal Test Board Standards for Packages With Direct Thermal Attachment Mechanism,” Electronic Industries Assn., Engineering Dept., Arlington, VA.
26.
Flotherm User’s Guide and Reference Manual for Version 2.2, 1999, Surrey, England.
27.
Kreith, F., and Bohn, M. S., 1986, Principles of Heat Transfer, 4th Edition, Harper & Row, New York, NY.
28.
Sparrow
,
E.
, and
Gregg
,
J. L.
,
1958
, “
The Variable Property Problem in Free Convection
,”
Trans. ASME
,
80
, p.
379
–
386
.
29.
Adams, V. H., and Ramakrishna, K., 1999, “Impact of On-Die Discrete Heating on Thermal Performance Characteristics of Silicon Based IC Electronic Packages,” Electronics Manufacturing Issues, Proc. of 1999 ASME IMECE, Nashville, C. Sahay, B. Sammakia, I. Kao, and D. Baldwin, eds., ASME, New York, Vol. EEP-Vol. 104, pp. 99–106.
30.
Ramakrishna, K., Thomas, T. R., Lee, T. Y., Trent, J. R., and Hause, J. V., 1998, “Thermal Performance of a Ball Grid Array Single Package Technology Solution Under Natural and Forced Convection Cooling,” Proc. of ITHERM ‘98-6th Intersociety Conf. on Thermal and Thermo-Mechanical Phenomena in Electronic Systems, Seattle, S. H. Bhavnani, G. B. Kromann, and D. J. Nelson, eds., IEEE, New York, pp. 27–34.
Copyright © 2004
 by ASME
You do not currently have access to this content.