Fast development of wafer level packaging (WLP) in recent years is mainly owing to the advances in integrated circuit fabrication process and the market demands for devices with high electrical performance, small form factor, low cost etc. This paper reviews the advances of WLP technology in recent years. An overall introduction to WLP is presented in the first part. The fabrication processes of WLP and redistribution technology are introduced in the second part. Reliability problems of WLPs, such as the strength of solder joints and reliability problems concerning fan-out WLPs are introduced in the third part. Typical applications of WLP technologies are discussed in the last part, which include the application of fan-out WLP, 3D packaging integrating with WLP technologies and its application in microelectromechanical systems (MEMS).
Advances in the Fabrication Processes and Applications of Wafer Level Packaging
Contributed by the Electronic and Photonic Packaging Division of ASME for publication in the JOURNAL OF ELECTRONIC PACKAGING. Manuscript received January 7, 2014; final manuscript received April 6, 2014; published online April 29, 2014. Assoc. Editor: Gongnan Xie.
Liu, P., Wang, J., Tong, L., and Tao, Y. (April 29, 2014). "Advances in the Fabrication Processes and Applications of Wafer Level Packaging." ASME. J. Electron. Packag. June 2014; 136(2): 024002. https://doi.org/10.1115/1.4027397
Download citation file: